diff --git a/gcc/config/gcn/gcn-valu.md b/gcc/config/gcn/gcn-valu.md
index 47d9d87d58a395c1f06eaab1a07ca35af9dc48a9..75e9a59600b98846b9182c8470e30983ad0fc1af 100644
--- a/gcc/config/gcn/gcn-valu.md
+++ b/gcc/config/gcn/gcn-valu.md
@@ -2358,6 +2358,34 @@
DONE;
})
+(define_expand "<expander><mode>3_exec"
+ [(set (match_operand:V_QIHI 0 "gcn_valu_dst_operand")
+ (vec_merge:V_QIHI
+ (minmaxop:V_QIHI
+ (match_operand:V_QIHI 1 "gcn_valu_src0_operand")
+ (match_operand:V_QIHI 2 "gcn_valu_src1com_operand"))
+ (match_operand:V_QIHI 3 "gcn_register_or_unspec_operand" "U0")
+ (match_operand:DI 4 "gcn_exec_reg_operand" "e")))]
+ ""
+ {
+ enum {smin, umin, smax, umax};
+ bool unsignedp = (<code> == umax || <code> == umin);
+ rtx insi1 = gen_reg_rtx (<VnSI>mode);
+ rtx insi2 = gen_reg_rtx (<VnSI>mode);
+ rtx outsi = gen_reg_rtx (<VnSI>mode);
+ rtx out = operands[0];
+ rtx exec = operands[4];
+ rtx tmp = gen_reg_rtx (<MODE>mode);
+
+ convert_move (insi1, operands[1], unsignedp);
+ convert_move (insi2, operands[2], unsignedp);
+ emit_insn (gen_<code><vnsi>3_exec (outsi, insi1, insi2,
+ gcn_gen_undef(<VnSI>mode), exec));
+ convert_move (tmp, outsi, unsignedp);
+ emit_insn (gen_mov<mode>_exec (out, tmp, operands[3], exec));
+ DONE;
+ })
+
(define_insn "<expander><vnsi>3<exec>"
[(set (match_operand:V_SI 0 "gcn_valu_dst_operand" "= v,RD")
(minmaxop:V_SI
@@ -2370,6 +2398,71 @@
[(set_attr "type" "vop2,ds")
(set_attr "length" "8,8")])
+(define_insn_and_split "<expander><mode>3"
+ [(set (match_operand:V_DI 0 "register_operand" "=v")
+ (minmaxop:V_DI
+ (match_operand:V_DI 1 "gcn_alu_operand" " v")
+ (match_operand:V_DI 2 "gcn_alu_operand" " v")))
+ (clobber (reg:DI VCC_REG))]
+ ""
+ "#"
+ "reload_completed"
+ [(const_int 0)]
+ {
+ rtx out = operands[0];
+ rtx vcc = gen_rtx_REG (DImode, VCC_REG);
+
+ enum {smin, smax, umin, umax};
+ bool minp = (<code> == smin || <code> == umin);
+ if (<code> == smin || <code> == smax)
+ emit_insn (gen_vec_cmp<mode>di (vcc, minp ? gen_rtx_LT (VOIDmode, 0, 0) :
+ gen_rtx_GT (VOIDmode, 0, 0), operands[1],
+ operands[2]));
+ else
+ emit_insn (gen_vec_cmp<mode>di (vcc, minp ? gen_rtx_LTU (VOIDmode, 0, 0) :
+ gen_rtx_GTU (VOIDmode, 0, 0), operands[1],
+ operands[2]));
+ emit_insn (gen_vcond_mask_<mode>di (out, operands[1], operands[2], vcc));
+ }
+ [(set_attr "type" "mult")])
+
+(define_insn_and_split "<expander><mode>3_exec"
+ [(set (match_operand:V_DI 0 "register_operand" "= v")
+ (vec_merge:V_DI
+ (minmaxop:V_DI
+ (match_operand:V_DI 1 "gcn_alu_operand" " v")
+ (match_operand:V_DI 2 "gcn_alu_operand" " v"))
+ (match_operand:V_DI 3 "gcn_register_or_unspec_operand" " U0")
+ (match_operand:DI 4 "gcn_exec_reg_operand" "+e")))
+ (clobber (match_scratch:<VnDI> 5 "= &v"))
+ (clobber (reg:DI VCC_REG))]
+ ""
+ "#"
+ "reload_completed"
+ [(const_int 0)]
+ {
+ rtx out = operands[0];
+ rtx vcc = gen_rtx_REG (DImode, VCC_REG);
+ rtx exec = operands[4];
+ rtx tmp = operands[5];
+
+ enum {smin, smax, umin, umax};
+ bool minp = (<code> == smin || <code> == umin);
+ if (<code> == smin || <code> == smax)
+ emit_insn (gen_vec_cmp<mode>di_exec (vcc,
+ minp ? gen_rtx_LT (VOIDmode, 0, 0) :
+ gen_rtx_GT (VOIDmode, 0, 0),
+ operands[1], operands[2], exec));
+ else
+ emit_insn (gen_vec_cmp<mode>di_exec (vcc,
+ minp ? gen_rtx_LTU (VOIDmode, 0, 0) :
+ gen_rtx_GTU (VOIDmode, 0, 0),
+ operands[1], operands[2], exec));
+ emit_insn (gen_vcond_mask_<mode>di (tmp, operands[1], operands[2], vcc));
+ emit_insn (gen_mov<mode>_exec (out, tmp, operands[3], exec));
+ }
+ [(set_attr "type" "mult")])
+
;; }}}
;; {{{ Int unops
@@ -3468,7 +3561,49 @@
DONE;
})
-;; TODO smin umin smax umax
+(define_code_iterator cond_fminmaxop [smin smax])
+
+(define_expand "cond_<fexpander><mode>"
+ [(match_operand:V_FP 0 "register_operand")
+ (match_operand:DI 1 "register_operand")
+ (cond_fminmaxop:V_FP
+ (match_operand:V_FP 2 "gcn_alu_operand")
+ (match_operand:V_FP 3 "gcn_alu_operand"))
+ (match_operand:V_FP 4 "register_operand")]
+ ""
+ {
+ operands[1] = force_reg (DImode, operands[1]);
+ operands[2] = force_reg (<MODE>mode, operands[2]);
+
+ emit_insn (gen_<fexpander><mode>3_exec (operands[0], operands[2],
+ operands[3], operands[4],
+ operands[1]));
+ DONE;
+ })
+
+(define_code_iterator cond_minmaxop [smin smax umin umax])
+
+(define_expand "cond_<expander><mode>"
+ [(match_operand:V_INT 0 "register_operand")
+ (match_operand:DI 1 "register_operand")
+ (cond_minmaxop:V_INT
+ (match_operand:V_INT 2 "gcn_alu_operand")
+ (match_operand:V_INT 3 "gcn_alu_operand"))
+ (match_operand:V_INT 4 "register_operand")]
+ ""
+ {
+ operands[1] = force_reg (DImode, operands[1]);
+ operands[2] = force_reg (<MODE>mode, operands[2]);
+ rtx tmp = gen_reg_rtx (<MODE>mode);
+
+ emit_insn (gen_<expander><mode>3_exec (tmp, operands[2], operands[3],
+ gcn_gen_undef(<MODE>mode),
+ operands[1]));
+ emit_insn (gen_vcond_mask_<mode>di (operands[0], tmp, operands[4],
+ operands[1]));
+ DONE;
+ })
+
(define_code_iterator cond_bitop [and ior xor])
(define_expand "cond_<expander><mode>"
diff --git a/gcc/config/gcn/gcn.cc b/gcc/config/gcn/gcn.cc
index 6f0a90a49040e66329fcbf944ad7910f7a895e8d..3d71c2f652652cec49a8e879b5c067a158a6cdae 100644
--- a/gcc/config/gcn/gcn.cc
+++ b/gcc/config/gcn/gcn.cc
@@ -798,7 +798,7 @@ static reg_class_t
gcn_spill_class (reg_class_t c, machine_mode /*mode */ )
{
if (reg_classes_intersect_p (ALL_CONDITIONAL_REGS, c)
- || c == VCC_CONDITIONAL_REG)
+ || c == VCC_CONDITIONAL_REG || c == EXEC_MASK_REG)
return SGPR_REGS;
else
return NO_REGS;
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_1.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..17c49bdc5189bfabcf87829d814e762f2b436492
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_1.c
@@ -0,0 +1,33 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#include <stdint.h>
+
+#ifndef FN
+#define FN(X) __builtin_fmax##X
+#endif
+
+#define DEF_LOOP(FN, TYPE, PRED_TYPE, NAME, CONST) \
+ void __attribute__ ((noipa)) \
+ test_##TYPE##_##NAME (TYPE *__restrict x, TYPE *__restrict y, \
+ PRED_TYPE *__restrict pred, int n) \
+ { \
+ for (int i = 0; i < n; ++i) \
+ x[i] = pred[i] != 1 ? FN (y[i], CONST) : y[i]; \
+ }
+
+#define TEST_TYPE(T, FN, TYPE, PRED_TYPE) \
+ T (FN, TYPE, PRED_TYPE, zero, 0) \
+ T (FN, TYPE, PRED_TYPE, one, 1) \
+ T (FN, TYPE, PRED_TYPE, two, 2)
+
+#define TEST_ALL(T) \
+ TEST_TYPE (T, FN (f32), float, int32_t) \
+ TEST_TYPE (T, FN (f64), double, int64_t)
+
+TEST_ALL (DEF_LOOP)
+
+/* { dg-final { scan-assembler-times {smaxv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_1_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..1e4c81c17a9478352bf151b322cf6a4429b74b84
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_1_run.c
@@ -0,0 +1,32 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#include "cond_fmaxnm_1.c"
+
+#define N 99
+
+#define TEST_LOOP(FN, TYPE, PRED_TYPE, NAME, CONST) \
+ { \
+ TYPE x[N], y[N]; \
+ PRED_TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ y[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ test_##TYPE##_##NAME (x, y, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = i % 3 != 1 ? FN (y[i], CONST) : y[i]; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_LOOP)
+ return 0;
+}
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_2.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_2.c
new file mode 100644
index 0000000000000000000000000000000000000000..406df48962a3f987b00ccb89b600e744a89ab416
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_2.c
@@ -0,0 +1,33 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#include <stdint.h>
+
+#ifndef FN
+#define FN(X) __builtin_fmax##X
+#endif
+
+#define DEF_LOOP(FN, TYPE, NAME, CONST) \
+ void __attribute__ ((noipa)) \
+ test_##TYPE##_##NAME (TYPE *__restrict x, TYPE *__restrict y, \
+ TYPE *__restrict z, int n) \
+ { \
+ for (int i = 0; i < n; ++i) \
+ x[i] = y[i] < 8 ? FN (z[i], CONST) : y[i]; \
+ }
+
+#define TEST_TYPE(T, FN, TYPE) \
+ T (FN, TYPE, zero, 0) \
+ T (FN, TYPE, one, 1) \
+ T (FN, TYPE, two, 2)
+
+#define TEST_ALL(T) \
+ TEST_TYPE (T, FN (f32), float) \
+ TEST_TYPE (T, FN (f64), double)
+
+TEST_ALL (DEF_LOOP)
+
+/* { dg-final { scan-assembler-times {smaxv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_2_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_2_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..05d18f41f067e64199bc788c26f5ffc3d78a5334
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_2_run.c
@@ -0,0 +1,31 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#include "cond_fmaxnm_2.c"
+
+#define N 99
+
+#define TEST_LOOP(FN, TYPE, NAME, CONST) \
+ { \
+ TYPE x[N], y[N], z[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ y[i] = i % 13; \
+ z[i] = i * i; \
+ } \
+ test_##TYPE##_##NAME (x, y, z, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = y[i] < 8 ? FN (z[i], CONST) : y[i]; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_LOOP)
+ return 0;
+}
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_3.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_3.c
new file mode 100644
index 0000000000000000000000000000000000000000..45b8b7883ba5d6d9394ea539b2d30118fd56fe4b
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_3.c
@@ -0,0 +1,35 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#include <stdint.h>
+
+#ifndef FN
+#define FN(X) __builtin_fmax##X
+#endif
+
+#define DEF_LOOP(FN, TYPE, PRED_TYPE, NAME, CONST) \
+ void __attribute__ ((noipa)) \
+ test_##TYPE##_##NAME (TYPE *__restrict x, TYPE *__restrict y, \
+ PRED_TYPE *__restrict pred, int n) \
+ { \
+ for (int i = 0; i < n; ++i) \
+ x[i] = pred[i] != 1 ? FN (y[i], CONST) : 4; \
+ }
+
+#define TEST_TYPE(T, FN, TYPE, PRED_TYPE) \
+ T (FN, TYPE, PRED_TYPE, zero, 0) \
+ T (FN, TYPE, PRED_TYPE, one, 1) \
+ T (FN, TYPE, PRED_TYPE, two, 2)
+
+#define TEST_ALL(T) \
+ TEST_TYPE (T, FN (f32), float, int32_t) \
+ TEST_TYPE (T, FN (f64), double, int64_t)
+
+TEST_ALL (DEF_LOOP)
+
+/* { dg-final { scan-assembler-times {smaxv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64sf_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64df_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_3_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_3_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..23dd00b0b13011377e7e9954e77582234595b8f6
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_3_run.c
@@ -0,0 +1,32 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#include "cond_fmaxnm_3.c"
+
+#define N 99
+
+#define TEST_LOOP(FN, TYPE, PRED_TYPE, NAME, CONST) \
+ { \
+ TYPE x[N], y[N]; \
+ PRED_TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ y[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ test_##TYPE##_##NAME (x, y, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = i % 3 != 1 ? FN (y[i], CONST) : 4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_LOOP)
+ return 0;
+}
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_4.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_4.c
new file mode 100644
index 0000000000000000000000000000000000000000..416aea89e6e2aee07ac9bfe008bf3260ef2c3270
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_4.c
@@ -0,0 +1,35 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#include <stdint.h>
+
+#ifndef FN
+#define FN(X) __builtin_fmax##X
+#endif
+
+#define DEF_LOOP(FN, TYPE, PRED_TYPE, NAME, CONST) \
+ void __attribute__ ((noipa)) \
+ test_##TYPE##_##NAME (TYPE *__restrict x, TYPE *__restrict y, \
+ PRED_TYPE *__restrict pred, int n) \
+ { \
+ for (int i = 0; i < n; ++i) \
+ x[i] = pred[i] != 1 ? FN (y[i], CONST) : 0; \
+ }
+
+#define TEST_TYPE(T, FN, TYPE, PRED_TYPE) \
+ T (FN, TYPE, PRED_TYPE, zero, 0) \
+ T (FN, TYPE, PRED_TYPE, one, 1) \
+ T (FN, TYPE, PRED_TYPE, two, 2)
+
+#define TEST_ALL(T) \
+ TEST_TYPE (T, FN (f32), float, int32_t) \
+ TEST_TYPE (T, FN (f64), double, int64_t)
+
+TEST_ALL (DEF_LOOP)
+
+/* { dg-final { scan-assembler-times {smaxv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64sf_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64df_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_4_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_4_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..1db583242baed4e001c7d138e2cc6232eafaacfb
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_4_run.c
@@ -0,0 +1,32 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#include "cond_fmaxnm_4.c"
+
+#define N 99
+
+#define TEST_LOOP(FN, TYPE, PRED_TYPE, NAME, CONST) \
+ { \
+ TYPE x[N], y[N]; \
+ PRED_TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ y[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ test_##TYPE##_##NAME (x, y, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = i % 3 != 1 ? FN (y[i], CONST) : 0; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_LOOP)
+ return 0;
+}
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_5.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_5.c
new file mode 100644
index 0000000000000000000000000000000000000000..a4d7ab991de90e13632d738f4235b26cfa224436
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_5.c
@@ -0,0 +1,9 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include "cond_fmaxnm_1.c"
+
+/* { dg-final { scan-assembler-times {smaxv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_5_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_5_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..8c0bc2ae876e29546aa8ef195b3ce2d7608b387f
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_5_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fmaxnm_1_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_6.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_6.c
new file mode 100644
index 0000000000000000000000000000000000000000..6c64a01bcbb963f87cc8f51b1ec935f49169982e
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_6.c
@@ -0,0 +1,9 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include "cond_fmaxnm_2.c"
+
+/* { dg-final { scan-assembler-times {smaxv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_6_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_6_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..5c5db46b39083b177d9a1a11f2340d2b13b33d67
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_6_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fmaxnm_2_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_7.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_7.c
new file mode 100644
index 0000000000000000000000000000000000000000..bdb3f2f99ef51b33eff553d3f1137d842d54b5e6
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_7.c
@@ -0,0 +1,9 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include "cond_fmaxnm_3.c"
+
+/* { dg-final { scan-assembler-times {smaxv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_7_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_7_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..0abe626fdfb07ab7825cba398ffc963ae29ff68e
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_7_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fmaxnm_3_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_8.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_8.c
new file mode 100644
index 0000000000000000000000000000000000000000..c11633b5236c9332e31eea09fd53e26e1a26187b
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_8.c
@@ -0,0 +1,9 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include "cond_fmaxnm_4.c"
+
+/* { dg-final { scan-assembler-times {smaxv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {smaxv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_8_run.c b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_8_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..43b892f922e06965757d007330728ddef6606ef8
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fmaxnm_8_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fmaxnm_4_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_1.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..bb4568875685d6ed39ca7d60be4c5268dd0f2088
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_1.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_1.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_1_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..6dd9d499b35bab75046379b4807b4c3d9dc11c49
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_1_run.c
@@ -0,0 +1,5 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_1_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_2.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_2.c
new file mode 100644
index 0000000000000000000000000000000000000000..502f8987494b120e8c6f86914a1102ee63c42f23
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_2.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_2.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_2_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_2_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..727842901131a773a363003ecbb81da84c57ffe1
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_2_run.c
@@ -0,0 +1,5 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_2_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_3.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_3.c
new file mode 100644
index 0000000000000000000000000000000000000000..2ea1eb2ec2ccba00bd43b7b8e9866e6c69608f8f
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_3.c
@@ -0,0 +1,12 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_3.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64sf_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64df_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_3_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_3_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..8c994cae20291927a70d2fbee8059ea93ef90f72
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_3_run.c
@@ -0,0 +1,5 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_3_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_4.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_4.c
new file mode 100644
index 0000000000000000000000000000000000000000..3673ecafc2d136f129eddca54b1d7d17826731c6
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_4.c
@@ -0,0 +1,12 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_4.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64sf_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64sf3} 3 } } */
+/* { dg-final { scan-assembler-times {movv64df_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_4_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_4_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..728f4136015e7124fe8cae2d7778d242275665d8
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_4_run.c
@@ -0,0 +1,5 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize -ffast-math" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_4_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_5.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_5.c
new file mode 100644
index 0000000000000000000000000000000000000000..ac98941a3735bbf5326cd2c0524145ca1c53d804
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_5.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_1.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_5_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_5_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..9236ab5b211b0afb1295482be5053589cdaa64f6
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_5_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fminnm_1_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_6.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_6.c
new file mode 100644
index 0000000000000000000000000000000000000000..7f4dba0d314bde04ed12b8919bc5c5457855c53b
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_6.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_2.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_6_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_6_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..a5f90d9e76af0ec482287e1495563bdc294d7968
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_6_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fminnm_2_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_7.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_7.c
new file mode 100644
index 0000000000000000000000000000000000000000..5faf0c5cc59ea970870c28c8704afa4b9dfbbd5a
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_7.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_3.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_7_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_7_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..d7ad738db5ceb4c2fdb3b5752945c2b70c4809c9
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_7_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fminnm_3_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_8.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_8.c
new file mode 100644
index 0000000000000000000000000000000000000000..89d93ac596ab79a29e1df17859a0f90f17275f22
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_8.c
@@ -0,0 +1,10 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#define FN(X) __builtin_fmin##X
+#include "cond_fmaxnm_4.c"
+
+/* { dg-final { scan-assembler-times {sminv64sf3_exec} 3 } } */
+/* { dg-final { scan-assembler-times {sminv64df3_exec} 3 } } */
+
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_..} } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_fminnm_8_run.c b/gcc/testsuite/gcc.target/gcn/cond_fminnm_8_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..3d92353ac5542bbd89f26ae0fb411af17d13d459
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_fminnm_8_run.c
@@ -0,0 +1,4 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_fminnm_4_run.c"
diff --git a/gcc/testsuite/gcc.target/gcn/cond_smax_1.c b/gcc/testsuite/gcc.target/gcn/cond_smax_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..342b5e827d2ed9f53424690b19eb7c0cc9cb2d4a
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_smax_1.c
@@ -0,0 +1,57 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, \
+ TYPE *__restrict pred, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = (pred[i] != -1) ? (x[i] > y[i] ? x[i] : y[i]) : -4; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ void __attribute__ ((noclone)) \
+ varithimm_##NAME##_##TYPE (TYPE *__restrict x, TYPE *__restrict pred, \
+ int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] \
+ = (pred[i] != -1) ? (x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE) : -4; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (0, TYPE, 0); \
+ IMM (86, TYPE, 86); \
+ IMM (109, TYPE, 109); \
+ IMM (141, TYPE, 141); \
+ IMM (92137445376, TYPE, 92137445376); \
+ IMM (-1, TYPE, minus1); \
+ IMM (-110, TYPE, minus110); \
+ IMM (-141, TYPE, minus141); \
+ IMM (-92137445376, TYPE, minus92137445376);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, int8_t) \
+ DO_ARITH_OPS (REG, IMM, int16_t) \
+ DO_ARITH_OPS (REG, IMM, int32_t) \
+ DO_ARITH_OPS (REG, IMM, int64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* One per test case < 64 bits */
+/* { dg-final { scan-assembler-times {smaxv64si3_exec} 30 } } */
+/* { dg-final { scan-assembler-not {smaxv64si3/0} } } */
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_??, 0} } } */
+
+/* Two per test case: */
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_i32\tvcc, s[0-9]+, v[0-9]+} 80 } } */
+/* { dg-final { scan-assembler-not {\tv_cmpx_gt_i32\tvcc, s[0-9]+, v[0-9]+} } } */
+/* { dg-final { scan-assembler-not {\ts_cmpk_lg_u32\tvcc_lo, 0} } } */
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {\tv_cmp_ne_u64\ts\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], -1} 10 } } */
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_i64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 10 } } */
diff --git a/gcc/testsuite/gcc.target/gcn/cond_smax_1_run.c b/gcc/testsuite/gcc.target/gcn/cond_smax_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..c951e6145791086aafc0fb9d3b6ac49f6ea793d7
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_smax_1_run.c
@@ -0,0 +1,53 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_smax_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varith_##TYPE##_reg (x, y, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = i % 3 != -1 ? (x[i] > y[i] ? x[i] : y[i]) : -4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varithimm_##NAME##_##TYPE (x, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected \
+ = i % 3 != -1 ? (x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE) : -4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_smin_1.c b/gcc/testsuite/gcc.target/gcn/cond_smin_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..ad8b583448b07dd10e9c3fc85a6f7a82a4a8e5bb
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_smin_1.c
@@ -0,0 +1,57 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, \
+ TYPE *__restrict pred, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = (pred[i] != -1) ? (x[i] < y[i] ? x[i] : y[i]) : -4; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ void __attribute__ ((noclone)) \
+ varithimm_##NAME##_##TYPE (TYPE *__restrict x, TYPE *__restrict pred, \
+ int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] \
+ = (pred[i] != -1) ? (x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE) : -4; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (0, TYPE, 0); \
+ IMM (86, TYPE, 86); \
+ IMM (109, TYPE, 109); \
+ IMM (141, TYPE, 141); \
+ IMM (92137445376, TYPE, 92137445376); \
+ IMM (-1, TYPE, minus1); \
+ IMM (-110, TYPE, minus110); \
+ IMM (-141, TYPE, minus141); \
+ IMM (-92137445376, TYPE, minus92137445376);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, int8_t) \
+ DO_ARITH_OPS (REG, IMM, int16_t) \
+ DO_ARITH_OPS (REG, IMM, int32_t) \
+ DO_ARITH_OPS (REG, IMM, int64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* One per test case < 64 bits */
+/* { dg-final { scan-assembler-times {sminv64si3_exec} 30 } } */
+/* { dg-final { scan-assembler-not {sminv64si3/0} } } */
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_??, 0} } } */
+
+/* Two per test case: */
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_i32\tvcc, s[0-9]+, v[0-9]+} 80 } } */
+/* { dg-final { scan-assembler-not {\tv_cmpx_gt_i32\tvcc, s[0-9]+, v[0-9]+} } } */
+/* { dg-final { scan-assembler-not {\ts_cmpk_lg_u32\tvcc_lo, 0} } } */
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {\tv_cmp_ne_u64\ts\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], -1} 10 } } */
+/* { dg-final { scan-assembler-times {\tv_cmp_lt_i64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 10 } } */
diff --git a/gcc/testsuite/gcc.target/gcn/cond_smin_1_run.c b/gcc/testsuite/gcc.target/gcn/cond_smin_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..bfdb7d1b9e89bd4405c943386903831c53f1afd4
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_smin_1_run.c
@@ -0,0 +1,53 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_smin_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varith_##TYPE##_reg (x, y, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = i % 3 != -1 ? (x[i] < y[i] ? x[i] : y[i]) : -4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varithimm_##NAME##_##TYPE (x, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected \
+ = i % 3 != -1 ? (x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE) : -4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_umax_1.c b/gcc/testsuite/gcc.target/gcn/cond_umax_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..389228f9e4afac616475706b133c0fde6a7a4de7
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_umax_1.c
@@ -0,0 +1,54 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, \
+ TYPE *__restrict pred, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = (pred[i] != 1) ? (x[i] > y[i] ? x[i] : y[i]) : 4; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE) \
+ void __attribute__ ((noclone)) \
+ varithimm_##VALUE##_##TYPE (TYPE *__restrict x, TYPE *__restrict pred, \
+ int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = (pred[i] != 1) ? (x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE) : 4; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (2, TYPE); \
+ IMM (86, TYPE); \
+ IMM (109, TYPE); \
+ IMM (141, TYPE); \
+ IMM (229, TYPE); \
+ IMM (255, TYPE); \
+ IMM (992137445376, TYPE);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, uint8_t) \
+ DO_ARITH_OPS (REG, IMM, uint16_t) \
+ DO_ARITH_OPS (REG, IMM, uint32_t) \
+ DO_ARITH_OPS (REG, IMM, uint64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* Two per test case < 64 bits with wide-enough type:*/
+/* { dg-final { scan-assembler-times {umaxv64si3_exec} 20 } } */
+/* { dg-final { scan-assembler-not {umaxv64si3/0} } } */
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_??, 0} } } */
+
+/* Two per test case with wide-enough type:*/
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_i32\tvcc, s[0-9]+, v[0-9]+} 56 } } */
+/* { dg-final { scan-assembler-not {\ts_cmpk_lg_u32\tvcc_lo, 0} } } */
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {\tv_cmp_ne_u64\ts\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], 1} 8 } } */
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_u64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 8 } } */
+
diff --git a/gcc/testsuite/gcc.target/gcn/cond_umax_1_run.c b/gcc/testsuite/gcc.target/gcn/cond_umax_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..2396c2452d714fc687e54b2df60cffd6ba4fa464
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_umax_1_run.c
@@ -0,0 +1,53 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_umax_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varith_##TYPE##_reg (x, y, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = i % 3 != 1 ? (x[i] > y[i] ? x[i] : y[i]) : 4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varithimm_##VALUE##_##TYPE (x, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected \
+ = i % 3 != 1 ? (x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE) : 4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/cond_umin_1.c b/gcc/testsuite/gcc.target/gcn/cond_umin_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..65759d695ad8bfd79601bc6583d272461d75dd5a
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_umin_1.c
@@ -0,0 +1,53 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, \
+ TYPE *__restrict pred, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = (pred[i] != 1) ? (x[i] < y[i] ? x[i] : y[i]) : 4; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE) \
+ void __attribute__ ((noclone)) \
+ varithimm_##VALUE##_##TYPE (TYPE *__restrict x, TYPE *__restrict pred, \
+ int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = (pred[i] != 1) ? (x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE) : 4; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (2, TYPE); \
+ IMM (86, TYPE); \
+ IMM (109, TYPE); \
+ IMM (141, TYPE); \
+ IMM (229, TYPE); \
+ IMM (255, TYPE); \
+ IMM (992137445376, TYPE);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, uint8_t) \
+ DO_ARITH_OPS (REG, IMM, uint16_t) \
+ DO_ARITH_OPS (REG, IMM, uint32_t) \
+ DO_ARITH_OPS (REG, IMM, uint64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* Two per test case < 64 bits with wide-enough type:*/
+/* { dg-final { scan-assembler-times {uminv64si3_exec} 20 } } */
+/* { dg-final { scan-assembler-not {uminv64si3/0} } } */
+/* { dg-final { scan-assembler-not {\tv_writelane_b32\tv[0-9]+, vcc_??, 0} } } */
+
+/* Two per test case with wide-enough type:*/
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_i32\tvcc, s[0-9]+, v[0-9]+} 56 } } */
+/* { dg-final { scan-assembler-not {\ts_cmpk_lg_u32\tvcc_lo, 0} } } */
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {\tv_cmp_ne_u64\ts\[[0-9]+:[0-9]+\], v\[[0-9]+:[0-9]+\], 1} 8 } } */
+/* { dg-final { scan-assembler-times {\tv_cmp_lt_u64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 8 } } */
diff --git a/gcc/testsuite/gcc.target/gcn/cond_umin_1_run.c b/gcc/testsuite/gcc.target/gcn/cond_umin_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..ef6f03948eaf98677c04bb24e36a49f63fe05816
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/cond_umin_1_run.c
@@ -0,0 +1,53 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "cond_umin_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varith_##TYPE##_reg (x, y, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = i % 3 != 1 ? (x[i] < y[i] ? x[i] : y[i]) : 4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ TYPE pred[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ pred[i] = i % 3; \
+ } \
+ varithimm_##VALUE##_##TYPE (x, pred, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected \
+ = i % 3 != 1 ? (x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE) : 4; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/smax_1.c b/gcc/testsuite/gcc.target/gcn/smax_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..46c21f73132955cc504e67a1575b392d55f1b6c3
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/smax_1.c
@@ -0,0 +1,47 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] > y[i] ? x[i] : y[i]; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ void __attribute__ ((noclone)) \
+ varithimm_##NAME##_##TYPE (TYPE *__restrict x, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (0, TYPE, 0); \
+ IMM (86, TYPE, 86); \
+ IMM (109, TYPE, 109); \
+ IMM (141, TYPE, 141); \
+ IMM (92137445376, TYPE, 92137445376); \
+ IMM (-1, TYPE, minus1); \
+ IMM (-110, TYPE, minus110); \
+ IMM (-141, TYPE, minus141); \
+ IMM (-92137445376, TYPE, minus92137445376);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, int8_t) \
+ DO_ARITH_OPS (REG, IMM, int16_t) \
+ DO_ARITH_OPS (REG, IMM, int32_t) \
+ DO_ARITH_OPS (REG, IMM, int64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {vec_cmpv64didi} 10 } } */
+
+/* Two per test case: */
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_i64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 10 } } */
+/* { dg-final { scan-assembler-times {\tv_cmpx_gt_i32\tvcc, s[0-9]+, v[0-9]+} 80 } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/smax_1_run.c b/gcc/testsuite/gcc.target/gcn/smax_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..4f9759162297aee998693d6bcb13382ff129c907
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/smax_1_run.c
@@ -0,0 +1,48 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "smax_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ } \
+ varith_##TYPE##_reg (x, y, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] > y[i] ? x[i] : y[i]; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ } \
+ varithimm_##NAME##_##TYPE (x, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/smin_1.c b/gcc/testsuite/gcc.target/gcn/smin_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..8d6edfaa3d1484423647f446b43aad80f27c10af
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/smin_1.c
@@ -0,0 +1,47 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] < y[i] ? x[i] : y[i]; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ void __attribute__ ((noclone)) \
+ varithimm_##NAME##_##TYPE (TYPE *__restrict x, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (0, TYPE, 0); \
+ IMM (86, TYPE, 86); \
+ IMM (109, TYPE, 109); \
+ IMM (141, TYPE, 141); \
+ IMM (92137445376, TYPE, 92137445376); \
+ IMM (-1, TYPE, minus1); \
+ IMM (-110, TYPE, minus110); \
+ IMM (-141, TYPE, minus141); \
+ IMM (-92137445376, TYPE, minus92137445376);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, int8_t) \
+ DO_ARITH_OPS (REG, IMM, int16_t) \
+ DO_ARITH_OPS (REG, IMM, int32_t) \
+ DO_ARITH_OPS (REG, IMM, int64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {vec_cmpv64didi} 10 } } */
+/* { dg-final { scan-assembler-times {\tv_cmp_lt_i64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 10 } } */
+
+/* Two per test case:*/
+/* { dg-final { scan-assembler-times {\tv_cmpx_gt_i32\tvcc, s[0-9]+, v[0-9]+} 80 } } */
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/smin_1_run.c b/gcc/testsuite/gcc.target/gcn/smin_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..6758d571fe2eab68c6dbd9ef54233163dc50e113
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/smin_1_run.c
@@ -0,0 +1,48 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "smin_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ } \
+ varith_##TYPE##_reg (x, y, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] < y[i] ? x[i] : y[i]; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE, NAME) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ } \
+ varithimm_##NAME##_##TYPE (x, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/umax_1.c b/gcc/testsuite/gcc.target/gcn/umax_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..dc4b9842d9a8b3c2271c2da6e9e8b88b1365c16f
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/umax_1.c
@@ -0,0 +1,45 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] > y[i] ? x[i] : y[i]; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE) \
+ void __attribute__ ((noclone)) \
+ varithimm_##VALUE##_##TYPE (TYPE *__restrict x, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (2, TYPE); \
+ IMM (86, TYPE); \
+ IMM (109, TYPE); \
+ IMM (141, TYPE); \
+ IMM (229, TYPE); \
+ IMM (255, TYPE); \
+ IMM (992137445376, TYPE);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, uint8_t) \
+ DO_ARITH_OPS (REG, IMM, uint16_t) \
+ DO_ARITH_OPS (REG, IMM, uint32_t) \
+ DO_ARITH_OPS (REG, IMM, uint64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {vec_cmpv64didi} 8 } } */
+
+/* Two per test case with wide-enough type:*/
+/* { dg-final { scan-assembler-times {\tv_cmp_gt_u64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 8 } } */
+/* { dg-final { scan-assembler-times {\tv_cmpx_gt_i32\tvcc, s[0-9]+, v[0-9]+} 56 } } */
diff --git a/gcc/testsuite/gcc.target/gcn/umax_1_run.c b/gcc/testsuite/gcc.target/gcn/umax_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..b8ff54044fd46ee41195cf1af4ec975c8ecb88e5
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/umax_1_run.c
@@ -0,0 +1,48 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "umax_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ } \
+ varith_##TYPE##_reg (x, y, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] > y[i] ? x[i] : y[i]; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ } \
+ varithimm_##VALUE##_##TYPE (x, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] > (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file
diff --git a/gcc/testsuite/gcc.target/gcn/umin_1.c b/gcc/testsuite/gcc.target/gcn/umin_1.c
new file mode 100644
index 0000000000000000000000000000000000000000..d07f7ec083b8a674b620cdba4b6bbcdf58eeee07
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/umin_1.c
@@ -0,0 +1,45 @@
+/* { dg-do compile } */
+/* { dg-options "-O2 -ftree-vectorize -dp" } */
+
+#include <stdint.h>
+
+#define DO_REGREG_OPS(TYPE) \
+ void __attribute__ ((noclone)) \
+ varith_##TYPE##_reg (TYPE *__restrict x, TYPE *__restrict y, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] < y[i] ? x[i] : y[i]; \
+ }
+
+#define DO_IMMEDIATE_OPS(VALUE, TYPE) \
+ void __attribute__ ((noclone)) \
+ varithimm_##VALUE##_##TYPE (TYPE *__restrict x, int count) \
+ { \
+ for (int i = 0; i < count; ++i) \
+ x[i] = x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ }
+
+#define DO_ARITH_OPS(REG, IMM, TYPE) \
+ REG (TYPE); \
+ IMM (2, TYPE); \
+ IMM (86, TYPE); \
+ IMM (109, TYPE); \
+ IMM (141, TYPE); \
+ IMM (229, TYPE); \
+ IMM (255, TYPE); \
+ IMM (992137445376, TYPE);
+
+#define TEST_ALL(REG, IMM) \
+ DO_ARITH_OPS (REG, IMM, uint8_t) \
+ DO_ARITH_OPS (REG, IMM, uint16_t) \
+ DO_ARITH_OPS (REG, IMM, uint32_t) \
+ DO_ARITH_OPS (REG, IMM, uint64_t)
+
+TEST_ALL (DO_REGREG_OPS, DO_IMMEDIATE_OPS)
+
+/* One per 64-bit test case: */
+/* { dg-final { scan-assembler-times {vec_cmpv64didi} 8 } } */
+/* { dg-final { scan-assembler-times {\tv_cmp_lt_u64\tvcc, v[[0-9]+:[0-9]+], v[[0-9]+:[0-9]+]} 8 } } */
+
+/* Two per test case with wide-enough type:*/
+/* { dg-final { scan-assembler-times {\tv_cmpx_gt_i32\tvcc, s[0-9]+, v[0-9]+} 56 } } */
diff --git a/gcc/testsuite/gcc.target/gcn/umin_1_run.c b/gcc/testsuite/gcc.target/gcn/umin_1_run.c
new file mode 100644
index 0000000000000000000000000000000000000000..a15d7b3982ac9061287182160143c11f39dc0516
--- /dev/null
+++ b/gcc/testsuite/gcc.target/gcn/umin_1_run.c
@@ -0,0 +1,48 @@
+/* { dg-do run } */
+/* { dg-options "-O2 -ftree-vectorize" } */
+
+#include "umin_1.c"
+
+#define N 99
+
+#define TEST_REGREG_OPS(TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i % 13; \
+ y[i] = i * i; \
+ } \
+ varith_##TYPE##_reg (x, y, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] < y[i] ? x[i] : y[i]; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+#define TEST_IMMEDIATE_OPS(VALUE, TYPE) \
+ { \
+ TYPE x[N], y[N]; \
+ for (int i = 0; i < N; ++i) \
+ { \
+ x[i] = i * i; \
+ } \
+ varithimm_##VALUE##_##TYPE (x, N); \
+ for (int i = 0; i < N; ++i) \
+ { \
+ TYPE expected = x[i] < (TYPE) VALUE ? x[i] : (TYPE) VALUE; \
+ if (x[i] != expected) \
+ __builtin_abort (); \
+ asm volatile ("" ::: "memory"); \
+ } \
+ }
+
+int
+main (void)
+{
+ TEST_ALL (TEST_REGREG_OPS, TEST_IMMEDIATE_OPS)
+ return 0;
+}
\ No newline at end of file