Skip to content
Snippets Groups Projects
Commit 0aa9b079 authored by Pan Li's avatar Pan Li
Browse files

RISC-V: Tweak asm check for test case multiple_rgroup_zbb.c


The changes to vsetvl pass since 14 result in the asm check failure,
update the asm check to meet the newest behavior.

The below test suites are passed for this patch.
* The rv64gcv fully regression test.

gcc/testsuite/ChangeLog:

	* gcc.target/riscv/rvv/autovec/partial/multiple_rgroup_zbb.c: Tweak
	the asm check for vsetvl.

Signed-off-by: default avatarPan Li <pan2.li@intel.com>
parent 316eaca1
No related branches found
No related tags found
Loading
Loading
0% Loading or .
You are about to add 0 people to the discussion. Proceed with caution.
Finish editing this message first!
Please register or to comment