mips.h (ISA_HAS_SEQ_SNE): New macro.
* config/mips/mips.h (ISA_HAS_SEQ_SNE): New macro. * config/mips/mips.c (mips_expand_scc): Also expand seq and sne if second operand is a reg_imm10_operand. * config/mips/mips.md (*seq_<GPR:mode><GPR2:mode>_seq, *sne_<GPR:mode><GPR2:mode>_sne): New patterns. (*seq_<GPR:mode><GPR2:mode>): Rename to *seq_zero_<GPR:mode><GPR2:mode>. Don't match if ISA_HAS_SEQ_SNE. (*seq_<GPR:mode><GPR2:mode>_mips16): Rename to *seq_zero_<GPR:mode><GPR2:mode>_mip16. Don't match if ISA_HAS_SEQ_SNE. (*sne_<GPR:mode><GPR2:mode>): Rename to *sne_zero_<GPR:mode><GPR2:mode>. Don't match if ISA_HAS_SEQ_SNE. testsuite/ * gcc.target/mips/seq-1.c: New test. * gcc.target/mips/octeon-seq-1.c: New test. * gcc.target/mips/octeon-seq-2.c: New test. * gcc.target/mips/octeon-seq-3.c: New test. * gcc.target/mips/octeon-seq-4.c: New test. * gcc.target/mips/scc-2.c: Also pass on sltiu. * gcc.target/mips/scc-3.c: Likewise. From-SVN: r140010
Showing
- gcc/ChangeLog 17 additions, 0 deletionsgcc/ChangeLog
- gcc/config/mips/mips.c 8 additions, 2 deletionsgcc/config/mips/mips.c
- gcc/config/mips/mips.h 3 additions, 0 deletionsgcc/config/mips/mips.h
- gcc/config/mips/mips.md 32 additions, 6 deletionsgcc/config/mips/mips.md
- gcc/testsuite/ChangeLog 10 additions, 0 deletionsgcc/testsuite/ChangeLog
- gcc/testsuite/gcc.target/mips/octeon-seq-1.c 19 additions, 0 deletionsgcc/testsuite/gcc.target/mips/octeon-seq-1.c
- gcc/testsuite/gcc.target/mips/octeon-seq-2.c 15 additions, 0 deletionsgcc/testsuite/gcc.target/mips/octeon-seq-2.c
- gcc/testsuite/gcc.target/mips/octeon-seq-3.c 13 additions, 0 deletionsgcc/testsuite/gcc.target/mips/octeon-seq-3.c
- gcc/testsuite/gcc.target/mips/octeon-seq-4.c 13 additions, 0 deletionsgcc/testsuite/gcc.target/mips/octeon-seq-4.c
- gcc/testsuite/gcc.target/mips/scc-2.c 1 addition, 1 deletiongcc/testsuite/gcc.target/mips/scc-2.c
- gcc/testsuite/gcc.target/mips/scc-3.c 1 addition, 1 deletiongcc/testsuite/gcc.target/mips/scc-3.c
- gcc/testsuite/gcc.target/mips/seq-1.c 10 additions, 0 deletionsgcc/testsuite/gcc.target/mips/seq-1.c
Loading
Please register or sign in to comment