-
- Downloads
Add execution tests of ARM REV intrinsics.
gcc.target/arm/simd/vrev16p8_1.c: New file. gcc.target/arm/simd/vrev16qp8_1.c: New file. gcc.target/arm/simd/vrev16qs8_1.c: New file. gcc.target/arm/simd/vrev16qu8_1.c: New file. gcc.target/arm/simd/vrev16s8_1.c: New file. gcc.target/arm/simd/vrev16u8_1.c: New file. gcc.target/arm/simd/vrev32p16_1.c: New file. gcc.target/arm/simd/vrev32p8_1.c: New file. gcc.target/arm/simd/vrev32qp16_1.c: New file. gcc.target/arm/simd/vrev32qp8_1.c: New file. gcc.target/arm/simd/vrev32qs16_1.c: New file. gcc.target/arm/simd/vrev32qs8_1.c: New file. gcc.target/arm/simd/vrev32qu16_1.c: New file. gcc.target/arm/simd/vrev32qu8_1.c: New file. gcc.target/arm/simd/vrev32s16_1.c: New file. gcc.target/arm/simd/vrev32s8_1.c: New file. gcc.target/arm/simd/vrev32u16_1.c: New file. gcc.target/arm/simd/vrev32u8_1.c: New file. gcc.target/arm/simd/vrev64f32_1.c: New file. gcc.target/arm/simd/vrev64p16_1.c: New file. gcc.target/arm/simd/vrev64p8_1.c: New file. gcc.target/arm/simd/vrev64qf32_1.c: New file. gcc.target/arm/simd/vrev64qp16_1.c: New file. gcc.target/arm/simd/vrev64qp8_1.c: New file. gcc.target/arm/simd/vrev64qs16_1.c: New file. gcc.target/arm/simd/vrev64qs32_1.c: New file. gcc.target/arm/simd/vrev64qs8_1.c: New file. gcc.target/arm/simd/vrev64qu16_1.c: New file. gcc.target/arm/simd/vrev64qu32_1.c: New file. gcc.target/arm/simd/vrev64qu8_1.c: New file. gcc.target/arm/simd/vrev64s16_1.c: New file. gcc.target/arm/simd/vrev64s32_1.c: New file. gcc.target/arm/simd/vrev64s8_1.c: New file. gcc.target/arm/simd/vrev64u16_1.c: New file. gcc.target/arm/simd/vrev64u32_1.c: New file. gcc.target/arm/simd/vrev64u8_1.c: New file. From-SVN: r211075
Showing
- gcc/testsuite/ChangeLog 39 additions, 0 deletionsgcc/testsuite/ChangeLog
- gcc/testsuite/gcc.target/arm/simd/vrev16p8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev16p8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev16qp8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev16qp8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev16qs8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev16qs8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev16qu8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev16qu8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev16s8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev16s8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev16u8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev16u8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32p16_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32p16_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32p8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32p8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32qp16_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32qp16_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32qp8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32qp8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32qs16_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32qs16_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32qs8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32qs8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32qu16_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32qu16_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32qu8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32qu8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32s16_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32s16_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32s8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32s8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32u16_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32u16_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev32u8_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev32u8_1.c
- gcc/testsuite/gcc.target/arm/simd/vrev64f32_1.c 12 additions, 0 deletionsgcc/testsuite/gcc.target/arm/simd/vrev64f32_1.c
Loading
Please register or sign in to comment