-
- Downloads
Docs: Add vector register constarint for asm operands
`vr`, `vm` and `vd` constarint for vector register constarint, those 3 constarint has implemented on LLVM as well. gcc/ChangeLog: * doc/md.texi (RISC-V): Add vr, vm, vd constarint.
Loading
Please register or sign in to comment